Abstract. Cascode connection of power MOSFETS is described and used to generate variable width 500 V (10 A) pulses with 2 ns rise times and 8 ns fall times. The advantage this configuration has over a simple grounded source configuration is discussed. It is shown that, due to the large voltage swings over nanosecond time intervals and the large junction capacitances, care must be taken to protect the gate source Si0 2 interface from the resulting displacement currents. This protection is accomplished with the use of a diode clamp.
Introduction
Generating high-current (> 5 A) and/or high-voltage (> 200 V) pulses with nanosecond rise and fall times can be difficult. Instrumentation which uses these types of pulse can be found in electro-optics, radar, semiconductor testing and nuclear diagnostics to name a few. Power MOSFETS have mainly found use in power supply design [1] where nanosecond switching times are not needed. Recently their use in instrumentation for timeof-flight, coincidence and beam modulation experiments has been described [2, 3] and as a low repetition rate nanosecond switch [4] . Silicon controlled rectifiers and avalanche transistors have been used to generate these types of pulse [5, 6] , but in general their performance falls short in one way or another of that obtainable with a properly designed power MOSFET circuit.
The main problem that is encountered when using a power MOSFET as a nanosecond switch, is charging and discharging the input capacitance. The IRF840, a typical commercially available power MOSFET, has an input capacitance of approximately 1200 pF. This capacitance, combined with the effective added capacitance due to the Miller effect, makes switching times of less than 10 ns difficult to achieve. Also, the high-voltage swings combined with the nanosecond switching intervals displace large currents through these capacitances which can destroy a poorly designed gate drive circuit. The output of this pulse generator into a 50 Q load is shown in figures 2(a,b) . The leading edge transition duration is 2 ns, while the trailing edge transition duration is 8 ns. A grounded source configuration using the IRF840 (alone), and the same driving circuit shown in figure 1, produced switching times of 18 ns and 65 ns for the leading and trailing edges respectively. The basic idea behind this cascode connection is to reduce the input capacitance which must be driven. This is accomplished by (1) using and driving a lower breakdown voltage FET, and thus lower input capacitance, and (2) eliminating the Miller effect. The operation of the circuit is as follows. The driving source voltage, which is modelled by the 0-20 V step generator with 10 Q source resistance, switches ON and starts charging the input capacitance of MI, approximately 200 pF, through Rs (= 10 Q). This causes the drain current of Ml to increase. If the drain potential of Ml is 40 V, M2 will start to turn ON a finite time after the drain current in M 1 increases. Establishing a large drain current in M 1 before M2 switches ON can be used to cause M2 to switch ON in a time limited approximately by the device's lead inductance. The cost for faster switching time is longer delay. The delay between Ml turning ON and M2 turning ON can be adjusted using J!;,lamp' Connecting the diode clamp to + 20 V, that is to the gate of M2, gives an output as shown in figure 2(e) .
The main cause of failure in power MOSFETS is perforation of the gate source silicon dioxide layer. This failure occurs when the gate source potential exceeds the manufacturer's specification (typically ± 20 V). For the circuit shown in figure 1 the drain of Ml should always be at a potential of less than or equal to 40 V. Figure 3 shows an approximate circuit model for the circuit shown in figure 1. The transconductance is assumed linear for each MOSFET will be given, to first order, by the voltage division of r OSl and rOSZ' If these two resistances are approximately the same, this voltage is limited by the breakdown voltage of Ml, or approximately 100 V. In either case, the diode clamp is needed to protect the gate-source SiO z interface.
Switching analysis

Switching from OFF to ON
The current flowing in the pair after switching takes place is 10 A (500 V/50 Q). Establishing a drain current of 15 A, 1.5 times the final current value, in Ml before M2 switches ON will cause M2 to switch ON limited by it's lead inductance. This figure of l.5 times the final drain current was determined through experimentation and simulation. MOSFET M2 starts to switch ON when it's gate-source voltage becomes greater than Jt;h, assumed in the following to be equal to 4 V, i.e. when the drain of Ml becomes less than 16 V. To calculate the minimum value of clamping voltage, and thus delay needed to establish this 15 A of current, an expression for the drain-source voltage of Ml, ~b is needed. 
assuming CgsZ + Cgdl = 1200 pf. If Yclamp> 37.2 V, M2 will turn on when Idl > 15 A.
Switching from ON to OFF
The rate at which current ceases to flow in the load is controlled by the load-output capacitance time constant, or (50 !l)(C dgZ + C dsZ ) ' The voltage change will be quick enough for the impedance of C dsZ and C gsZ to be small compared with r dsl and r dsZ' In this case V dl is given by
Again the need for a diode clamp is apparent, for if C dsZ is one-tenth of C gsZ , V dl will be greater than 40 V.
Conclusion
It was shown that a cascode connection of power MOSFETS could be used as a high-speed, high-power pulse generator as long as a protection diode was included to protect the SiOz gate-source interface. Nearly an order of magnitude improvement in transition times was observed when comparing the cascode and grounded source configurations. What were not discussed were the Design note effects of lowering source driving impedance and shortening lead lengths to reduce series inductance, which can produce even better results.
